Abstract. We present new algorithms to synthesize exact universal reversible gate library for various types of gates and costs. We use the powerful algebraic software GAP for implementation and examination of our algorithms and the reversible logic synthesis problems have been reduced to group theory problems. It is shown that minimization of arbitrary cost functions of gates and orders of magnitude are faster than its previously counterparts for reversible logic synthesis. Experimental results show that a significant improvement over the previously proposed synthesis algorithm is obtained compared with the existing approaches to reversible logic synthesis.
Introduction
A logic circuit is synthesized using a set of elementary components. This set is called the library of synthesis, where the members of this set are logic gates [1] . A gate is said to be reversible if it is used to synthesize a reversible function or a reversible circuit [7] . A function is reversible if the number of inputs is equal to the number of outputs, and each input pattern maps to a uniquely output pattern (bijection) [8] . Synthesizing circuits with pure quantum gates improves the cost and the time efficiency of these circuits since no heat dissipation and no information destroyed from the system, in addition, we gain the advantages of quantum computing [7] . The studies to improve the efficiency of the reversible circuits have focused on either developing algorithms that improves the quantum cost of the circuit by optimizing the gates used to synthesize the circuits, as in [2, 3, 4] , or by defining new universal libraries with less number of gates that leads to circuits with better size on average, as in [5, 6] .
Methods developed to improve the quantum cost of reversible circuits using the NCT library are proposed in many studies such as [3, 11, 12, 13] . An algorithm that reduces the reversible logic synthesis problem into permutation group using group theory is presented in [2] . An algorithm that uses a method that finds the tight bounds on the synthesized 3-bits reversible circuits using NCT library to reduce the quantum cost of the circuits is presented in [4] . A library based synthesis methodology for reversible circuits is presented in [7, 14] to introduce optimization methods by decomposing the functions into smaller building blocks. A new gate type that is universal for n-in/out reversible circuits is proposed in [5] . A minimal universal library which includes only two gates, such that all the n × n reversible circuits can be synthesized by these two gates is proposed in [6] .
The aim of this paper is to propose a new universal reversible gate library to be used in the synthesis of reversible circuits. The results presented in this paper are implemented and tested using the group theory algebraic software GAP [10] . The results shown in this paper are compared with the results shown in [2] , [5] , [14] and [15] . This paper is organized as follows: Sect.2 gives a short introduction to the elementary quantum gates used to build quantum circuits and defines the terminologies used in this paper. Sect.3 describes the proposed gate library. Sect. 4 shows the experimental results and compares the proposed universal gate library with the libraries proposed by others. Finally the conclusion is shown in Sect.5.
Synthesizing Reversible Circuit
Here we introduce some basic definitions and terminologies used in the synthesizing of the reversible circuit. Definition 2.1 A Boolean function f is reversible such that, f : x → y if and only if each input vector x ∈ X n maps to a unique output vector y ∈ X n . For X n there are n input vector (x 1 , x 2 , x 3 , . . . , x n ) and n output vector (y 1 , y 2 , y 3 , . . . , y n ). For n-inputs and n-outputs, there are (2 n )! reversible functions, ∀X = {0, 1} and n ∈ Z [4].
Definition 2.2 C n NOT is the main reversible gate that is commonly used to synthesize any reversible circuit. It is defined as follows,
where
. . x n−1 ∀n ∈ Z , x ∈ X n and X = {0, 1}. x 1 x 2 . . . x n−1 are called the control bits and f in is called the target bit [4] .
Definition 2.3
The minimum cost Minc(g) is the realization of reversible gate g with a minimum cost Minc(g), such that; there is no realization with cost less than the Minc(g) [2] . Definition 2. 4 The cost of the circuit is the summation of the total costs of all the gates used to synthesize that circuit [2] . Definition 2.5 A gate g is said to be reversible if it computes a reversible function f and is bijective [4, 9] . Definition 2.6 A logic gate g is said to be universal if it is sufficient to synthesize an arbitrary logical operation on these n inputs [1] .
Definition 2. 7 The set of reversible gates that can be used to build a reversible circuit is called gate library L [4] . Definition 2.8 The universal library of synthesis is the smallest set of building blocks used in the synthesis process [1] . Definition 2.9 A universal reversible gate library L is a set of reversible gates such that any reversible n-bit circuit can be synthesized by cascading gates in L. [5] .
Definition 2.10 A universal reversible gate sub library SL ⊆ L is a set of reversible gates such that any n-bit reversible circuit can be synthesized using SL. [5] .
Definition 2.11
Utilization is the percentage of universal sub libraries from all sub libraries SL of a certain library. [5] .
Definition 2.12 A permutation σ is a bijection such that, σ:A → A which maps an input to an output from a finite set = {1, 2, . . . ,N}, which can be written as follows,
The top row can be eliminated and written as follows,
Another notation having a permutation in the form of 
Reversible Gates
The reversible gates that can be used to synthesize any 3-bit reversible circuits are: NOT (N) gate, Feynman (C) gate, Toffoli (T 3 ) gate, Fredkin (F ) gate, Peres (P ) gate, the G [2, 5] . For a 3-bit reversible circuit, there are three different N gates, six different C gates as shown in Fig.1 , three different T 3 gates, three different F gates as shown in Fig.2 , six different P gates as shown in Fig.3 , six different G 3 gates Figure 1 . The possible N 3 and C 3 gates for 3-bits reversible circuit.
Figure 2. The possible T 3 and F 3 gates for 3-bits reversible circuit.
Figure 3. The possible P 3 gates for 3-bits reversible circuit.
Figure 4. The possible G 3 gates for 3-bits reversible circuit. as shown in Fig.4 , six different v gates and six different u gates as shown in Fig.5 [5] .
The N gate is used to flip the input bits unconditionally with quantum cost equal to zero [14] . Eqn.4 shows the functionality of the N gate. There are 8 circuits that can be realized using the three possible N gates [5] .
where j, k and l ∈ {1, 2, 3} in any order.
The C gate is used to flip the target bit if the controlled bit is set to 1 with quantum cost equals to 1 [14] . Eqn.5 shows the functionality of the C gate. There are 168 circuits that can be realized by the six possible C gates [5] .
The T 3 gate is used to flip the target bit if the control bits are set to 1 with quantum cost equals to 5 [14] . Eqn.6 shows the functionality of the T 3 gate. There are 24 circuits that can be realized by the three possible T 3 gates [5] .
The F gate is used to perform conditional swap on two of its inputs if the third input is set to 1 with quantum cost equals to 5 [13] . Eqn.7 shows the functionality of the F gate. There are 6 circuits that can be realized by the three possible F gates [5] .
The P gate combines the functions of T 3 gate and C gate in a single gate; it acts on an arbitrary 3-bits x j , x k and x l , C gate is applied on x j and x k using x j as a controller bit and x k as a target bit, then T 3 gate is applied on x j , x k and x l using x j and x k as controller bits and x l as a target bit. The quantum cost of P is 4 [13] . Eqn.8 shows the functionality of the P gate. There are 5040 circuits that can be realized by the six possible P gates [5] .
The G 3 gate combines the function of N, C and T 3 gates in a single gate; it acts on an arbitrary 3-bits x j , x k and x l . x l is flipped if x j and x k are set to 1, then x k is flipped if x j is set to 1, finally the bit x j is flipped unconditionally. The quantum cost of G 3 is 5 [5] . Eqn.9 shows the functionality of the G 3 gate. There are 40320 circuits that can be realized by the six possible G 3 gates, thus G gate is universal [5] .
Universal Libraries
Many universal libraries have been defined from the combination of the reversible gates, such as
and G-gate Library [2, 5, 15] .
The Proposed Universal Reversible Library
This section proposes a new universal n-bit reversible gate R n for n-bits input/output reversible circuits, which is a universal gate on its own. To reduce the quantum cost of the circuits synthesized with R n gate, N gate might be added to form another library called NR n which is also universal. Figure 6 . The one possible R 1 gate for 1-bit reversible circuit. 3.1. 1-bit Gate (R 1 gate) R 1 is a 1-bit gate. It acts as N gate which inverses the input bit unconditionally. There are 2 possible 1-bit input/output reversible circuits. The R 1 gate is sufficient to realize these two circuits. For 1-bit reversible circuits built using R-gate library, there is one R 1 gate as shown in Fig.6 , it function as shown in Eqn.10 and its quantum cost is 0.
3.2. 2-bits Gate (R 2 gate) R 2 is a 2-bits gate. It acts as a combination between N gate and C gate. It uses one bit as a controller to flip the other bit and then it flips the controller bits unconditionally. For 2 input/output reversible circuits there are 24 possible circuits. R 2 gate is sufficient to realize these 24 circuits. For 2-bits reversible circuits built using R-gate library, there are two possible R 2 gates as shown in Fig.7 , they function as shown in Eqn.11 and their quantum cost is 1.
where j and k ∈ {1, 2} in any order.
3-bits Gate (R 3 gate)
R 3 is a 3-bits gate. It combines the action of the three gates N, C and T 3 . It acts on an arbitrary 3-bits x j , x k and x l in any order. First x j and x k are used as controller bits to flip x l , then x j is used as a controller bit to flip x k , after that x l is flipped unconditionally and finally x l is used as a controller bit to flip x j . For 3-bits reversible
circuits built using R-gate library, there are six possible R 3 gates as shown in Fig.8 and they function as shown in Eqn.12. 
(a) (b) Figure 9 . The circuit representation for the decomposition of the vC 2,1 gate, where: (a) the representation of the gate, and (b) the decomposition of the gate into its two components v 1,2 gate and C 2,1 gate.
The quantum cost for the R 3 gate is 4, Fig.10 shows the decomposition of the gate. Fig.10(a) shows the gate representation of R 3 1,2,3 gate, Fig.10(b) shows the four component gates of the R 3 1,2,3 gate, and Fig.10(c) shows the representation of the R 3 1,2,3 gate into its five elementary gates after applying circuit optimization over it as defined in [14] . The first gate is v 3,2 , the second gate is C 1,3 , the third gate is u 3,2 , the fourth gate is N 2 and the last gate is vC 2,1 , which is a merging gate between v 1,2 and C 2,1 in order, as shown in Fig.9 , the process of merging gates is defined in [11] .
(a) (b) (c) Figure 10 . The circuit representation for the decomposition of the R 
3.4. 4-bits Gate (R 4 gate) R 4 is 4-bits gate, which combines the action of the four gates N, C, T 3 and T 4 . The four gates are applied on an arbitary 4-bits x j , x k , x l , x m in any order as follows, First the 3 bits x j , x k and x l are used as controller bits to flip the bit x m , then the 2 bits x j and x k are used as controller bits to flip x l . After that x j is used as a controller bit to flip x k , then x l is flipped unconditionally and finally x l is used as a controller bit to flip x j . Fig.11 shows the decomposition of the gate, Fig.11(a) shows the representation of the R 4 1,2,3,4 gate, and Fig.11(b) shows the decomposition of the R 4 1,2,3,4 gate into its five components. There are 24 possible R 4 gates. These 24 gates are sufficient to realize the (2 4 )! circuits. For 4-bits reversible circuits built using R-gate library, there are 24 possible R 4 gates, their function is shown in Eqn.13 .
(a) (b) Figure 11 . The circuit representation for the decomposition of the R 4 gate where: (a) the representation of the gate, (b) the decomposition of the gate into its 5 components one T 4 gate, one T 3 gate, two C gates and one N gate.
n-bits Gate (R n gate)
The R n gate is universal of n-bit gate, where it can be extended according to the value of n. For n ≥ 3, R n combines the action of the n gates N, C, T 3 , T 4 , .., T n−1 , T n as shown in Fig 12. There are n! possible R n gates which are sufficient to realize any n-bits circuit. The function of the n! R n gates are shown in Eqn.14. a 2 ,a 3 ,a 4 ,a 5 ,a 6 ,....,a n−1 ,an :
where a 1 , a 2 , a 3 , . . . and a n ∈ {1, 2, 3, ..., n} in any order. While the total number of possible gates for the general T n is shown in Eqn.15 [5] .
where n is the number of bits and r ≥ 0 is the number of controls per gate.
.
:
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Experimental Results
This section compares the performance of the proposed two gate libraries R 3 and NR 3 , with the known libraries in [2] , [4] , [5] , [14] and [15] . It is found that the permutation group of the R 3 generators is of size 40320, thus the six R 3 generators are universal. There are 64 possible sub libraries from the main R 3 gate library, 55 of them are universal for the 3-bits reversible circuits. It is also found that the permutation group of the NR 3 generators is of size 40320, thus the nine generators in NR 3 library are universal. There are 512 possible sub libraries from the main library NR 3 , 340 of them are universal. Table 1 Table 2 compares the utilization of gates in the smallest universal sub libraries. The utilization of the universal sub libraries with minimum size for R 3 is 86.667%, while for NR 3 is 22.222%. It shows that R 3 gives the best utilization, while NR 3 is better than NP , NCT ,NCF , NCP , NCT F , NCP T and NCP F . Table 3 compares the minimum length for the 3-bits circuits using different libraries. It shows that the average minimum length for R 3 is 6.425, while for NR 3 it is 5.325 which is less than NT , NP , NCT , NCF , NCT F , G 3 and R 3 . Table 3 . Minimum length of 3-bits reversible circuits using N T , N P , N CT , N CF , 1  1  1  1  1  6  9  12  12  15  15  18  18  6  6  9  2  24  69  102  101  174  143  228  248  36  33  72  3  88  502  625  676  1528  1006  1993  2356  207  180  541  4  296  3060  2780  3413  8968  5021  10503  12797  1097  960  3774  5  870  13432 8921 11378 23534 15083  23204  22794  4946  4686 18027  6  2262 21360 17049 17970 6100  17261  4373  2106  13819 14611 17556  7  5097  1887 10253 6739  0  1790  0  0  14824 15257  340  8  9339  0  577  0  0  0  0  0  5208  4555  0  9 The optimization rules defined in [14] has been applied on the circuits built using R , NR and NT Libraries, which can be summarized as follows: first the R gate is decomposed into it's five main components, then the T 3 gate is decomposed into its five main components as defined in [14] . The adjacent gates are compared with each other, if the two adjacent gates work on the same input/output vectors, then they are merged to form one new gate, such that: if gate C 3 i,j is adjacent to gate C 3 i,j , then the two gates are merged to give identity, otherwise if it is adjacent to C 3 j,i or v j,i or u j,i , then these gates are merged to form one gate. If C 3 i,j is adjacent to v i,j , then they are merged to form u i,j , otherwise if it is adjacent to u i,j , then they are merged to form v i,j . If v i,j is adjacent to v i,j , then they are merged to form C i,j , or if it is adjacent to u i,j , then these two gates are merged to give identity, otherwise if it is adjacent to v j,i or u j,i , then they are merged to form one gate. If u i,j is adjacent to u i,j , then they are merged to C i,j , otherwise if it is adjacent to u j,i or v j,i , then these two gates are merged to form one gate, where i, j, k ∈ {1, 2, 3} in any order. Some adjacent gates can be swapped with each other, if the target vector of one gate is not affecting the controller vector of the other gate, as defined in [14] .
The costs of all the 40320 specifications synthesized by the R 3 , NR 3 and NT gate libraries are calculated and compared before and after optimization in Table 4 . For circuits built using R 3 -gate library, the maximum cost is 36 and the average cost is 25.701 before optimization, while after optimization, the maximum cost is 34 and the average cost is 23.954, giving 6.8% of improvement. After adding the N gate to the gate library, the maximum cost has been reduced to 24, having an average cost of 14.062 before optimization and 13.388 after optimization, giving 44.1% of improvement. For circuits built using NT -gate library, the maximum cost is 40 and the average cost is 25.766 before optimization, while after optimization the maximum cost has been reduced to 36 and the average cost became 22.321, giving 13.4% of improvement. As shown in Table 4 , the cost of the circuits built using NR 3 -gate library have improved by 40% over those built using NT -gate library. Table 5 compares the minimum cost for 3-bits circuits using different libraries. The average minimum cost for the circuits built using R 3 is 23.954, while the average minimum cost for those built using NR 3 is 13.388, which is less than those built using NT , NCF , NCT F and R 3 .
Conclusion
We have presented new algorithms to synthesize exact universal reversible gate library. Experimental results have been used to compares the proposed universal gate library with the existing approaches to reversible logic synthesis. We compares the minimum cost for 3-bits circuits using different libraries. It is shown that the cost of 40320 specifications synthesized by the R 3 , NR 3 and NT gate library can be calculated and optimized. Also, the average minimum cost for R 3 is 23.954, while the average minimum cost for NR 3 is 13.388, which is less than NT , NCF , NCT F and R 3 . For n ≥ 3, R n combines the action of the n gates N, C, T 3 , T 4 , .., T n−1 , T n . There are n! possible R n gates which are sufficient to realize any n-bits circuit. We have found that for n-bit circuits built using NR-gate library, there are n! R n gates and n N gates. Finally, we have applied our optimal synthesis tool to obtain much smaller circuits than previous methods. Num spc in N R Table 5 . Optimal quantum cost of 3-bits reversible circuits using N T , N CT , N CF , N F T , N CT F , N CT P F , N R 3 and R 3 libraries.
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